

Digital Systems Design (4743/6743)

Prerequisite Example Problems:

- Convert the following **1's complement** number to decimal.

$$01101011 = \underline{\hspace{1cm}} \color{red}{107} \underline{\hspace{1cm}}$$

- Convert the following decimal number to **signed magnitude** representation using an **8-bit** format.

$$-26 = \underline{\hspace{1cm}} \color{red}{10011010} \underline{\hspace{1cm}}$$

- Convert the following **unsigned number** to decimal.

$$\text{\$A9} = \underline{\hspace{1cm}} \color{red}{169} \underline{\hspace{1cm}}$$

- Convert the following to fixed 8-bit number representations.

Decimal	Unsigned	Signed Magnitude	1's Complement	2's Complement
53	%00110101	%00110101	%00110101	%00110101
53	-----	-----	\$35	-----
-53	-----	%10110101	%11001010	%11001011
-53	-----	\$B5	-----	\$CB
-54	-----	10110110	-----	-----
22	-----	-----	-----	00010110
56	-----	-----	\$38	-----
179	\$B3	-----	-----	-----

- Convert the following to fixed **8-bit** number representations. For cells that have ----, they are to be left blank. Make certain to pad your answers to the correct number of bits. You may give your answer in hex or binary - just indicate using the correct prefix symbol.

Decimal	Unsigned	Signed Magnitude	1's Complement	2's Complement
41	\$29 %00101001	\$29 %00101001	\$29 %00101001	\$29 %00101001
-41	-----	\$A9 %10101001	\$D6 %11010110	\$D7 %11010111
	-----	\$41	-----	-----
	-----	-----	-----	\$92

- Convert the following values into 12 bit fixed-precision binary or Hex values.

Decimal	Unsigned	Signed Magnitude	1's Complement	2's Complement
138	%0000 1000 1010	%0000 1000 1010	%0000 1000 1010	%0000 1000 1010
138	\$08A	\$08A	\$08A	\$08A
-87	% out of range	%1000 0101 0111	%1111 1010 1000	%1111 1010 1001
-87	\$ out of range	\$857	\$FA8	\$FA9

- Convert the following 3-digit HEX values into Decimal values.

Decimal	Unsigned	Signed Magnitude	1's Complement	2's Complement
3383	\$D37	-----	-----	-----
-1335	-----	\$D37	-----	-----
-712	-----	-----	\$D37	-----
-713	-----	-----	-----	\$D37
312	\$138	-----	-----	-----
312	-----	\$138	-----	-----
312	-----	-----	\$138	-----
312	-----	-----	-----	\$138

- Convert the following 8-bit binary values into Decimal values.

Decimal	Unsigned	Signed Magnitude	1's Complement	2's Complement
107	%01101011	-----	-----	-----
107	-----	%01101011	-----	-----
107	-----	-----	%01101011	-----
107	-----	-----	-----	%01101011
222	%11011110	-----	-----	-----
-94	-----	%11011110	-----	-----
-33	-----	-----	%11011110	-----
-34	-----	-----	-----	%11011110

- Convert the following decimal numbers to binary using **two's complement** to represent negative numbers. Use a work length of **5 bits** including sign. Add the two numbers in binary and indicate if an overflow occurs. Show all work in binary.

$$-12_{10} = \% \underline{\quad} 10100 \underline{\quad}$$

$$-11_{10} = \% \underline{\quad} 10101 \underline{\quad}$$

$$\text{Final Answer} = \% \underline{\quad} 01001 \underline{\quad} = \$ \underline{\quad} 09 \underline{\quad}$$

Overflow (yes or no) yes

- Perform the following operations involving 8-bit **2's complement** numbers. Indicate whether arithmetic overflow occurs.

a.
$$\begin{array}{r} 00110110 \\ +01100101 \\ \hline 10011011 \end{array}$$
 Overflow? (Y/N) Y

c.
$$\begin{array}{r} 11010101 \\ +11011110 \\ \hline 10110011 \end{array}$$
 Overflow? (Y/N) N

b.
$$\begin{array}{r} 00110110 \\ -00100101 \\ \hline 00010001 \end{array}$$
 Overflow? (Y/N) N

d.
$$\begin{array}{r} 01110101 \\ -11011110 \\ \hline 10010111 \end{array}$$
 Overflow? (Y/N) Y

- Perform the following operations involving 8-bit **UNSIGNED** numbers. Indicate whether arithmetic overflow occurs. Box the final answer for credit.

a.
$$\begin{array}{r} 00110110 \\ +01100101 \\ \hline 10011011 \end{array}$$
 Overflow? (Y/N) N

c.
$$\begin{array}{r} 11010101 \\ +11011110 \\ \hline 10110011 \end{array}$$
 Overflow? (Y/N) Y

b.
$$\begin{array}{r} 00110110 \\ -00100101 \\ \hline 00010001 \end{array}$$
 Overflow? (Y/N) N

d.
$$\begin{array}{r} 01110101 \\ -11011110 \\ \hline 10010111 \end{array}$$
 Overflow? (Y/N) Y

- Perform the following operations involving 4-digit HEX numbers that are in **2's complement** representation. Indicate whether arithmetic overflow occurs. Box the final answer for credit.

$$\begin{array}{r} 35DC \\ +4757 \\ \hline 7D33 \end{array}$$
 Overflow? (Y/N) N

$$\begin{array}{r} D738 \\ +3A7F \\ \hline 11B7 \end{array}$$
 Overflow? (Y/N) N

$$\begin{array}{r} 200A \\ -07B7 \\ \hline 1853 \end{array}$$
 Overflow? (Y/N) N

$$\begin{array}{r} 65D4 \\ -A325 \\ \hline C2AE \end{array}$$
 Overflow? (Y/N) Y

- How can you tell if a hex number is negative?
Most significant digit is greater than 7

- What is the range of numbers that can be represented using 6 bits?

Assuming unsigned numbers 0-63

Assuming sign and magnitude representation -31 - +31

Assuming 2's complement representation -32 - +31

- What is the range of numbers represented with 12 bits.

Unsigned	Sign + Magnitude	1's complement	2's Complement
0 - 4095	(-2047) thru +2047	(-2047) thru +2047	(-2048) thru +2047

- To represent 27 distinct items via digital codes, what is the minimum number of binary digits that I can use?

5

- Is the equation $F(A,B,C) = (A'+B+C')(A'+B')$ in SOP form (Yes/No) no
- Is $B'C'$ the complement of BC ? (Yes/No) no
- Give an example of a function in POS form. $F(A,B,C) = (A'+B+C')(A'+B')$

- Use the consensus theorem to eliminate redundant terms.

$$ABC + A'B'C' + ABD + B'C'D + AC'D$$

Consensus term for ABC and $AC'D$ is ABD

Consensus term for $A'B'C'$ and $AC'D$ is $B'C'D$

Consensus term for ABD and $B'C'D$ is $AC'D$

Eliminate first two consensus terms – final equation is

$$ABC + A'B'C' + AC'D$$

- Find the complement of the following expression.

$$F = A(B'+C) + B + C'D' + C'(D+E)$$

$$F' = \underline{(A' + BC')B'(C + D)(C + D'E')}$$

- Simplify the following equation to minimum SOP form

$$B + C + AD'(B + C)'$$

$$\underline{B + C + AD'}$$

- Put $F = (A+B+C)(A+B'+C')(A'+B+C')$ in SOP form.

$$F = \Pi M(0,3,5) \text{ maxterm notation}$$

Therefore, the minterms must be all of the other terms

$$F = \Sigma m(1,2,4,6,7)$$

$$F = A'B'C' + A'BC' + AB'C' + ABC + ABC$$

- Fill in the blank with SOP, POS, Neither

$$Z = AB'(C + D')(E'+F'G)$$

$$Z' = A' + B + C'D + EF + EG'$$

In the equation above, Z is in Neither form and Z' is in SOP form.

- Find an equivalent Sum of Product form for Z

$$Z = (A+B')(A+C'+D')(A+B+D)$$

$$Z = [A+B'(C'+D)'][A+B+D]$$

$$Z = A+B'(C'+D)(B+D)$$

$$Z = A + B'(B+D)(C'+D')$$

$$Z = A + (B'B+B'D)(C'+D')$$

$$Z = A + (0+B'D)(C'+D')$$

$$Z = A + (B'D)(C'+D')$$

$$Z = A + (B'C'D + B'DD')$$

$$Z = A + (B'C'D + 0)$$

$$Z = A + (B'C'D)$$

$$(X+Y)(X+Z) = X+YZ \quad X=A, Y=B', Z=(C'+D)$$

$$(X+Y)(X+Z)=X+YZ \quad X=A, Y=B'(C'+D), Z=(B+D)$$

Commutative property


- An equivalent POS form of $AB + C'DA + C'AE$ is

$$Z = A[B + C'D + C'E] \quad \text{Distributive property}$$

$$Z = A[B+C'(D+E)] \quad XY + XZ = X(Y+Z) \quad X=C', Y=D, Z=E$$

$$Z = A[(B+C')(B + D + E)] \quad X + YZ = (X+Y)(X+Z) \quad X=B, Y=C', Z=D+E$$

- Find the equation for G and simplify. Put a box around your answer.



$$G = [[(R+S+T)' \cdot P \cdot [(R+S)' \cdot T]]' \cdot T]'$$

$$G = [(R+S+T)' \cdot P \cdot [(R+S)' \cdot T]] + T'$$

$$G = R'S'T' \cdot P \cdot R'S' \cdot T + T'$$

$$G = PR'R'S'S'TT + T'$$

$$G = 0 + T'$$

$$G = T'$$

- Write the algebraic equation for Z if Z equals (AC) xor (BC).

$$Z = (AC)'(BC) + (AC)(BC)'$$

$$= (A' + C')(BC) + AC(B'+C')$$


$$= A'BC + 0 + AB'C + 0$$

$$= A'BC + AB'C$$

- Find the inverse of the function Z. (hint: Use DeMorgan's law)

$$\begin{aligned}
 Z &= AB'(C + D')(E'+F'G) \\
 Z &= [AB'(C + D')(E'+F'G)]' \\
 Z' &= A' + B + (C+D)'+ (E'+F'G)' \\
 Z' &= A' + B + C'D + E(F'G)' \\
 Z' &= A' + B + C'D + E(F + G)' \\
 Z' &= A' + B + C'D + EF + EG'
 \end{aligned}$$


- Simplify the following circuit:



$$\begin{aligned}
 X &= [(A' + A) \cdot (B \cdot B)]' \\
 &= [1 \cdot B]' \\
 &= B'
 \end{aligned}$$

$$\begin{aligned}
 &\text{use } A' + A = 1; B \cdot B = B \\
 &\text{use } 1 \cdot B = B
 \end{aligned}$$


- Simplify the following circuit:



$$\begin{aligned}
 Y &= [(A \cdot B') + [(A \cdot B) + B]] \cdot B + A \\
 &= (AB' + AB + B)B + A \\
 &= (AB'B + ABB + BB) + A \\
 &= (0 + AB + B) + A \\
 &= (B) + A \\
 &= A + B
 \end{aligned}$$

$$\begin{aligned}
 &\text{writing } A \cdot B' \text{ as } AB'; A \cdot B \text{ as } AB \\
 &\text{distributing } B \text{ through first parentheses} \\
 &\text{use } AB'B = A(B'B) = A(0) = 0; ABB = AB \\
 &\text{use } AB + B = B; 0 + B = B; \\
 &\text{commutative property}
 \end{aligned}$$

5) Write an expression for F and simplify:



The mathematical equation for $z = x$ (XOR) y is $z = xy' + x'y$
 The mathematical equation for $z = x$ (XNOR) y is $z = xy + x'y'$

$$\begin{aligned}
 F &= [(A + B) \cdot [(AD' + A'D) \cdot C]] + [(A + B)' \cdot [(AD' + A'D) \cdot C]'] \\
 &= [(A + B) (ACD' + A'CD)] + [(A'B')[(ACD' + A'CD)']] \\
 &= [AACD' + AA'CD + ABCD' + A'BCD] + \dots \\
 &= [ACD' + 0 + ABCD' + A'BCD] + \dots \\
 &= [ACD' + A'BCD] + [(A'B')[(ACD')' \cdot (A'CD)']] \\
 &= [ACD' + ABCD' + A'BCD] + [(A'B')[(A'+C'+D)(A+C'+D')]] \\
 &= \dots + [A'B'[(0 + A'C' + A'D' + AC' + C' + C'D' + AD + C'D + 0)]] \\
 &= \dots + [A'B'[(C' + A'D' + AD)]] \\
 &= \dots + [A'B'C' + A'B'D' + 0] \\
 &= ACD' + A'BCD + A'B'C' + A'B'D'
 \end{aligned}$$


- Implement the following equation in a 2 level NOR-NOR circuit. You can assume that variables and their complements are available as inputs.

$$\begin{aligned}
 &A'B(C + D + E')(B + D' + E) \\
 &= [A + B' + (C + D + E)' + (B + D' + E)']'
 \end{aligned}$$

- Give the truth table for a 2-input NOR gate.

A	B	$(A + B)'$
0	0	1
0	1	0
1	0	0
1	1	0

- For the following timing diagram, write the equation for the function $z(x_1, x_2, x_3)$ in POS form



$$Z = (x_1 + x_2' + x_3)(x_1' + x_2' + x_3)(x_1' + x_2' + x_3')$$

- Show the truth table for $F = (AB)' + C$.

<u>A</u> <u>B</u> <u>C</u>	<u>(AB)'+C</u>
0 0 0	1
0 0 1	1
0 1 0	1
0 1 1	1
1 0 0	1
1 0 1	1
1 1 0	0
1 1 1	1

- Design a circuit with output F and inputs $x_1, x_0, y_1,$ and y_0 . Let $X = x_1x_0$ be a number, where the four possible values of X, namely 00,01,10, and 11, represent the four numbers 0,1,2,3, respectively. Similarly, let $Y=y_1y_0$ represent another number with the same values. The output F should be 1 if $X \geq Y$.

- a) Show the truth table for F.

X1	X0	Y1	Y0		F
0	0	0	0		1
0	0	0	1		0
0	0	1	0		0
0	0	1	1		0
0	1	0	0		1
0	1	0	1		1
0	1	1	0		0
0	1	1	1		0
1	0	0	0		1
1	0	0	1		1
1	0	1	0		1
1	0	1	1		0
1	1	0	0		1
1	1	0	1		1
1	1	1	0		1
1	1	1	1		1

- b) Write F in minterm notation.

$$F(X_1, X_0, Y_1, Y_0) = \sum m(0,4,5,8,9,10,12,13,14,15)$$

- c) Show the minimum SOP equation for F.

$$F(X_1, X_0, Y_1, Y_0) = Y_1'Y_0' + X_0Y_1' + X_1Y_1' + X_1X_0 + X_1Y_0'$$

d) List all of the prime implicants.

$$Y_1'Y_0', X_0Y_1', X_1Y_1', X_1X_0, X_1Y_0'$$

e) List all of the essential prime implicants.

$$Y_1'Y_0', X_0Y_1', X_1Y_1', X_1X_0, X_1Y_0'$$

- A switching network has 3 inputs (A,B,C) and one output Z. The output is 1 if the sum of the three inputs is greater than or equal to 2.

a) Find the truth table for Z.

A	B	C	Z
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1


b) Write Z in minterm notation.

$$Z = \Sigma m(3,5,6,7)$$

c) Write the equation for Z in SOP form.

$$Z = A'BC + AB'C + ABC' + ABC$$

d) Draw the logic diagram for Z using an 2-level AND-OR network.



- Explain propagation delays (tphl and tplh).

Propagation delay is the time between a change in an input and a change in the output. It is measured from a 50% change in input signal level to a 50% change in the output signal level.

Tphl - the propagation delay time from when the input signal changes until the output changes (a high to low Transition on the output)

Tplh - the propagation delay time from when the input signal changes until the output changes (a low to high transition on the output)

- Complete a truth table for the following function:

$$F(A,B,C,D) = \sum m(2,4,7,11,12,15) + \sum d(3,9)$$

A,B,C,D	F
0 0 0 0	0
0 0 0 1	0
0 0 1 0	1
0 0 1 1	X
0 1 0 0	1
0 1 0 1	0
0 1 1 0	0
0 1 1 1	1
1 0 0 0	0
1 0 0 1	X
1 0 1 0	0
1 0 1 1	1
1 1 0 0	1
1 1 0 1	0
1 1 1 0	0
1 1 1 1	1

- Write the above equation in maxterm notation:

$$F(A,B,C,D) = \prod M(0,1,5,6,8,10,13,14) + \sum d(2,9,12)$$

- What size memory would be used to implement this? Use KxN terminology.
16 x 1
- Draw the K-map for this function:

$$F(A,B,C,D) = \sum m(0,1,4,5,6,10,14) + \sum d(7,13)$$

		AB			
		00	01	11	10
CD\	00	1	1	0	0
	01	1	1	X	0
	11	0	X	0	0
	10	0	1	1	1

- Use the above graph to find the minimum SOP equation (circle all terms in the above graph):

$$F(A,B,C,D) = A'B + A'C' + ACD'$$

- Draw the same K-map function below and use it to find the minimum POS equation for the compliment of the above function:

		AB			
		00	01	11	10
CD\	00	1	1	0	0
	01	1	1	X	0
	11	0	X	0	0
	10	0	1	1	1

$$F'(A,B,C,D) = (A + B')(A + C)(A' + C' + D)$$


- Assume you have three inputs (J,K,L) but not their complements. Use only the chips 7486, 7402 (four 2-input XORs, four 2-input NORs) to implement the equation.

$$F(J,K,L) = J'KL' + J'K'L$$

- Rewrite the equation so it can be easily implemented.

$$F(J,K,L) = (KL' + K'L)J'$$


- Draw the circuit:



- Fill in the chart below with these equations:


$$F1 = A'B + BC + AD'$$

$$F2 = BD' + AC$$




- What does PLD stand for?
Programmable Logic Device
- What does PAL stand for?
Programmable Array Logic

- Use the follow Full Adder block to create a 4-bit ripple carry adder using inputs A[3:0], B[3:0], CarryIn and the outputs Y[3:0] and CarryOut. Label all inputs



4 Bit Ripple Carry Adder



- Implement the following equation using VHDL. Complete the entity and architecture in the code below. Do not simplify the equation. Use correct syntax.


$$F(A,B,C) = (A+B')C + C'B$$

```
library ieee;
use ieee.std_logic_1164.all;
```

```
entity test2 is
  port ( A,B,C      : IN std_logic;  -- two dashes is a COMMENT in VHDL
        F          : OUT std_logic
        );
end test2;
architecture boolean of test2 is
begin
  F <= ((A or not B) and C) or (not C and B);
end boolean;
```

- Design a latch with the operation table below using an SR latch (NOR-based). Complete the truth table and draw the circuit.


A	B	Operation	S	R	Q	Q+
0	0	Reset	0	1	X	0
0	1	Hold	0	0	Q	Q
1	0	Hold	0	0	Q	Q
1	1	Set	1	0	X	1



- Design a counter which repeatedly counts in this sequence:


0,1,2,3,9,10,11

Assume you have a clock input. Start with the binary counter below, which has a synchronous reset.



- Use the State Table below to construct an ASM chart. A,B are inputs. Z is the output.


A	B	State	Next State	Z
0	X	S0	S2	1
1	X	S0	S1	1
X	0	S1	S1	0
X	1	S1	S0	0
X	0	S2	S0	0
X	1	S2	S1	1



- Use the state encoding: **S0 = 11**, **S1 = 10**, **S2 = 00** to complete the state table from above.

A	B	State	Next State	X
0	X	11	00	1
1	X	11	10	1
X	0	10	10	0
X	1	10	11	0
X	0	00	11	0
X	1	00	10	1

- Use the following ASM chart and state to create equations for a one-hot finite state machine. The state encoding is: $S0 = 0001$, $S1 = 0010$, $S2 = 0100$, $S3 = 1000$.



A	B	Q3Q2Q1Q0	D3D2D1D0	X	Y
0	X	S0	S0	1	0
1	X	S0	S1	1	0
X	X	S1	S2	1	1
X	1	S2	S1	0	1
X	0	S2	S3	0	1
X	0	S3	S3	0	0
X	1	S3	S0	1	0

$$D3 = Q3B' + Q2B'$$

$$D2 = Q1$$

$$D1 = Q0A + Q2B$$

$$D0 = Q0A' + Q3B$$

$$X = Q0 + Q1 + Q3B$$

$$Y = Q1 + Q2$$

- Given the ASM below, complete the timing diagram by adding **State** and **Sh** outputs. Assume the state machine starts in S0 and there is no propagation delay.

