


Pipelined DFF System (pulsed Latches) with Static CMOS




Clock period = $T_{cq} + T_{cl}$ (max)

BR 9/04

1

Pipelined Latch System with Static CMOS




Clock Period = $2 * T_{c2q} + T_{cl}$ (max path over both logic blocks)


BR 9/04

2

Domino Logic + FF system



Assume falling edge triggered, pulsed latches





A poor match, we are wasting time doing precharge. If Domino block same evaluation time as Static block, then slower than Static CMOS. Precharge time adds to clock period.

BR 9/04

3

Domino Logic + Latch system





Clock period = $2 * T_{c2q} + T_{cl}$ (max path), same delay as static CMOS system. Notice that precharge time is hidden.

BR 9/04

4

How can we improve this? Remove† Latches!!!



Toverlap_a needs to be long enough for phi1 blocks to hand off results to phi2 blocks (phi2 blocks consume phi1 results) and also to hide skew.

†Harris & Horowitz, "Skew-Tolerant CMOS Circuits", JSSC Nov 1997 BR 9/04

5

Two Phase Overlapping Domino †







Fig. 3. Two-phase overlapping domino clocks.

T_e = evaluation time, T_p = precharge time

"Static" refers to the static inverter (or logic) in Domino gate

†Harris & Horowitz, "Skew-Tolerant CMOS Circuits", JSSC Nov 1997 BR 9/04

6




Maximum Allowable Skew †

Know that $T = T_p + T_e$, so can combine the two constraints and solve for T_{skew_max} :

$$T_{skew_max} = \frac{(N-1)N * T - T_{hold} - T_{prech}}{2}$$

T_{hold} is typically a small negative number since 1st gate of next stage evaluates immediately, while precharge of last gate must ripple thru gate and the static inverter.

†Harris & Horowitz, "Skew-Tolerant CMOS Circuits", JSSC Nov 1997 BR 9/04



Global versus Local Skew

Local skew (skew within a region, between nearby elements) is more tightly bounded than global skew (skew between arbitrary elements)

Designate two skews as T_{skew_global} , T_{skew_local} .

Precharge only depends upon T_{skew_local} because precharge only must complete before the next gate in the same phase resumes evaluation.

Evaluation dependent on global skew since clocks from different domains must overlap.

BR 9/04

Tskew_max_global

Use T_{skew_local} in T_p equation, $T_{skew_max_global}$ in T_p equation, solve for $T_{skew_max_global}$.

$$T_{skew_max_global} = (N-1)/N * T - Thold - T_{prech} - T_{skew_local}$$




Fig. 8. Global skew tolerance (in FO4 inverter delays).

Time Borrowing

Excess overlap can be used for time borrowing




Fig. 9. Time borrowing.

Time Borrowing

$$T_{borrow} = T_{global_skew_max} - T_{global_skew_actual}$$






Fig. 10. Time borrowing availability (in FO4 inverter delays).

Assumes Actual Global Skew = 2, Local Skew = 1, $T_p = 4$, $Thold = 0$, $T = 16$. Again, more phases = more borrowing.


Two Phase Clock Generation



Four Phase Clock Generation



Four Phase Clock Generation (Simplified)



Local phase generators should serve a small enough area such that skew from wiring is load (radius < 2 mm).


Race-thru (Min-delay failure)

If overlap is too large, or delay through evaluation logic too small, can get a race-thru failure (see slides on Race-thru in overlapping clocks in earlier discussion).

Need at least one gate in each logic block.

Cannot have an input from one phase skipping a phase entirely (ie. an output from ϕ_1 cannot feed a ϕ_3 input).


Domino Interfaces



Simple Pulsed Latch

Can place weak cross-coupled inverters on output to support stop-clock operation.

Domino Interfaces



Transparent latch.

Can place weak cross-coupled inverters on output to support stop-clock operation.




Fig. 16. ALU self-bypass path (textbook domino).




Fig. 17. ALU self-bypass path (skew-tolerant domino).







Fig. 18. ALU performance simulation results. Nice improvement





Other Comments on Pipeline ALU example

- Any net connections showing going from $\phi1$ to $\phi2$ (and vice versa) must have logic on it, even if it is a buffer, to prevent shortest path problems.
- ALU 2nd stage is $\phi1$ and it must drive the $\phi1$ logic blocks of the decode stage for bypass to work correctly (there is no intervening $\phi1$ logic)
- The registered output of the ALU is $\phi2$ logic, and it drives the $\phi2$ logic of the decode stage.