VHDL lexical elements are fairly routine except for a variety of integer encodings.
![Lexical Elements
[V.3]](../Lexical_Elements_banner.gif)
