VHDL lexical elements are fairly routine except for a variety of integer encodings.